CoolFace
Modelpublic

EdgeFirst/yolo11-det

sourceHugging Faceagpl-3.0updated 10d agoView on Hugging Face
0likes122downloads
Model Card

YOLO11 Detection — EdgeFirst Model Zoo

<div align="center">

![EdgeFirst Model Zoo](https://huggingface.co/spaces/EdgeFirst/Models)

</div>

YOLO11 Detection models trained on COCO 2017 (80 classes) and validated on real edge hardware with the EdgeFirst Profiler, which runs the pipeline and computes the accuracy on the device itself. Each row in the tables below cites the EdgeFirst Studio validation session (v-XXXX) that produced the measurement.

Part of the EdgeFirst Model Zoo. New here? [Introducing the EdgeFirst Model Zoo](https://huggingface.co/blog/EdgeFirst/model-zoo-intro) covers what is in the zoo, why every figure links to its validation session, and how to reproduce any of it on your own hardware. Want a platform, model or task we don't cover yet? Vote on what we measure next.

[!TIP] Training experiment: View on EdgeFirst Studio — dataset, training configuration, metrics, and exported artifacts.
[!NOTE] Architecture with C3k2 attention blocks.

Reference accuracy — ONNX FP32

Accuracy ceiling for each size, measured against COCO val2017 (5,000 images) with pycocotools. Quantized and compiled artifacts (TFLite INT8, HEF, etc.) are graded against this reference per the EdgeFirst publication rule.

SizeParamsGFLOPsmAP@0.5mAP@0.5-0.95mAP@0.75Source
Nano2.6M6.553.11%37.84%41.10%v-e93
Small9.4M21.561.18%44.88%48.43%v-e86
Medium20.1M68.065.91%49.59%53.78%v-e95
Large25.3M87.6
XLarge56.9M195.0
Sizes. The EdgeFirst Model Zoo currently validates Nano, Small, and Medium. The Large and XLarge variants are not evaluated at this time — their parameter and GFLOP counts are listed above for reference, with accuracy shown as .

Accuracy methodology & relation to Ultralytics

Every model in this zoo uses the official Ultralytics pretrained weights, byte-for-byte — there is no re-training. These are the same models Ultralytics ships, measured on the deployment-realistic path: a fixed-input ONNX graph (square letterbox, rect=False), the standard COCO AP@[maxDets=100] convention, and COCO crowd regions scored as normal detections. Ultralytics' headline COCO numbers use their internal validator (rectangular inference, crowd-ignored, maxDets=300), so a small, fully-explained offset on identical weights is expected — not an accuracy deficit.

Reconciling nano detection (COCO val2017, mAP@0.5:0.95, FP32):

SourceNano mAP@0.5:0.95What it measures
EdgeFirst (this zoo)37.84%Full deployment path — fixed-input ONNX + pycocotools
Ultralytics-validator proxy38.67%Portable re-implementation of the Ultralytics validator
Ultralytics (official)39.5%Ultralytics' published COCO figure

The ~1 pp spread decomposes into a ~0.6–0.7 pp methodology leg (square-letterbox / crowd / maxDets) and a ~0.5–0.9 pp deployment-decode leg. The methodology leg is measured, not assumed: a rect=True + crowd-ignored parity pass reproduces the official figure (e.g. YOLOv5n → 34.4 vs 34.3 official). The decode leg shrinks toward zero for the NMS-free YOLO26, which already matches its official number. None of the offset reflects a weight or training difference.


On-target validation results

Each row is one EdgeFirst Studio validation session. Click the Source link to inspect the full session — model artifact, dataset version, parameters, per-stage Perfetto trace, and the host hardware description (hostname, kernel version, SoC, NPU, profiler version).

Row conventions in the table below:

  • Rows whose `Δ` cell reads `ref` are the float reference runs each quantized/compiled measurement is graded against.
  • Rows without a number under the metric columns are validation sessions currently in progress, or a session not yet linked to its ONNX FP32 reference. The Studio Source link tracks the current status.
  • Rows whose `Δ vs FP32` cell carries a ⚠ are below our accuracy expectations for that platform (more than 10 percentage points under the float reference). The numbers are real measurements on real hardware, reproducible from the linked Studio session, and we publish them as-is; we are investigating the results to make improvements, and the next snapshot of this card will reflect any recovered accuracy.
  • Rows whose metric cells read `In progress` indicate platforms where this model family already runs on target but accuracy work is still in progress with the silicon vendor, so we withhold the numbers until that work lands. The Studio source link tracks the session; the next snapshot of this card will publish the measured results once resolved.
  • Precision varies by target: the ONNX reference rows are FP32; macOS CoreML and NVIDIA Jetson TensorRT run FP16; the NXP i.MX 8M Plus, NXP i.MX 95 Neutron, and Hailo NPUs run INT8. The NXP Ara240 DNPU runs a mixed INT8/INT16 scheme — most of the model is INT8, with the box-regression path (and the ops feeding it) promoted to INT16 to improve localization accuracy.
  • Decoder variants. EdgeFirst ships three INT8 split-decoders — smart, logical, and combined (described under Decode below). Every one we have measured is listed; none is headlined over another, because which one wins is a property of the target, not of the variant. Full converter documentation: EdgeFirst model conversion — these are the converters used by this Model Zoo and the EdgeFirst Performance Index report.
  • Runtime. Which inference stack executed the model. It is a column of its own because one accelerator can be reached by more than one: on Qualcomm Hexagon HTP, ONNX · QNN EP is an ONNX Runtime EPContext binary while LiteRT is the LiteRT + QNN delegate path, and the two produce measurably different pipelines from the same weights on the same silicon. Compare rows that share a size, platform, precision, and decode to read that difference directly.
  • Decode. What the exported graph emits, and therefore what your application has to do with it. Logical keeps the head's outputs separate and named — boxes, scores, and for segmentation the mask prototypes and coefficients — so reading them needs no decoder beyond taking the tensors as they come. Smart cuts the graph further upstream, at a point chosen by dynamic range and sliceability: the operations that quantize worst are lifted out of the model and run outside it, which is what recovers the accuracy, and which is why it needs a decoder implementing that cut (in EdgeFirst deployments, the HAL provides it). Combined fuses the decode into the quantized graph — the standard upstream export. It is the least accurate of the three by construction, and the EdgeFirst converters do not emit it for quantized targets; rows appear only where one was measured. Compare rows sharing a size and platform to see what the cut buys on your target — on detection it is often small, on quantized segmentation masks it is usually decisive. A means the run carries no quantized decode split at all (float ONNX / TensorRT / CoreML).
  • Rows are not ranked. Where a size and platform appear more than once, the rows are competing configurations — a different runtime, precision, decode variant, pipeline mode, or board — not duplicates. Only genuinely repeated measurements of the same configuration are collapsed, newest first.
  • Platform-label suffixes. (FRDM) / (Phytec) name the NXP i.MX 95 development board a session ran on. — latency / — throughput mark the two pipeline configurations the NXP i.MX 95 Neutron and NXP Ara240 targets run: the latency pipeline runs inference serially for the lowest per-frame latency; the throughput pipeline runs multiple inference workers for the highest FPS, which raises per-call inference time in exchange. Rows with neither suffix run a single pipeline.
  • End-to-end (ms) is the sequential per-image latency of the compute pipeline — preprocess → inference → postprocess. Image acquisition (camera or file load + JPEG decode) overlaps these stages and is excluded from this figure.
  • Realized FPS vs Core-throughput ceiling (FPS). Realized FPS is the measured steady-state throughput — the rate at which final results are actually delivered over the full validation pipeline. It normally exceeds 1000 / end-to-end because the runtime overlaps stages across frames, and it is the true, priority number. Core-throughput ceiling (FPS) (shown with a ~) is the accelerator's core ceiling — 1000 / device-compute-time, the rate the NPU/DNPU could sustain if it were the only bottleneck — so it is a possibly-achievable note, not a claim. It is read from the isolated device-compute stage, which (unlike the host capture/preprocess stages, whose measured time inflates when the pipeline is backpressured) is stable and load-independent. Whether a deployment approaches it depends on the surrounding pipeline, and two levers dominate: (1) host bottlenecks — these validation runs decode a JPEG per image, whereas a live camera pipeline skips that decode and can run closer to the ceiling; and (2) confidence threshold — validation runs at 0.001 to capture every detection for mAP, which makes NMS/decode heavy, while a deployment threshold of 0.25–0.75 produces far fewer candidate boxes and lighter postprocessing, raising realized FPS toward the ceiling.
SizePlatformRuntimeDecodemAP@0.5Δ vs FP32 (pp)mAP@0.5-0.95Inference (ms)End-to-end (ms)Realized FPSCore-throughput ceiling (FPS)Source
NanoONNX FP32 (AWS Graviton · 4-core)ONNX53.04%-0.0737.82%224.99234.1617.5~4v-ed4
NanoONNX FP32 (AWS Graviton4 · 8-core)ONNX53.04%-0.0737.82%190.91197.8441.2~5v-ee5
NanoONNX FP32 (AWS Graviton4 · 48-core)ONNX53.04%-0.0737.82%68.9281.18179.4~15v-ee0
NanoONNX FP32 (Intel Core i9-13900F · 32-core)ONNX53.11%+0.0037.84%35.4446.8977.1~77v-a47
NanoONNX FP32 (Intel Xeon Platinum 8488C · 24-core)ONNX53.11%+0.0037.84%66.3786.84163.3~15v-e9d
NanoONNX FP32 (Intel Xeon Platinum 8488C · 4-core)ONNX53.11%+0.0037.84%125.58136.1959.8~8v-e96
NanoONNX FP32 (CUDA)ONNX53.11%ref37.84%10.4119.68303.3~303v-e93
NanoONNX FP32 (CUDA)ONNX53.10%-0.0137.84%8.1413.40343.8~344v-a89
NanoONNX FP16 (CUDA)ONNX53.07%-0.0437.79%6.3011.75443.2~443v-a9e
NanoTFLite INT8 (Intel Xeon Platinum 8488C · 24-core)LiteRTCombined49.62%-3.4933.29%205.05214.8454.0~5v-10d9
NanoTFLite INT8 (Intel Xeon Platinum 8488C · 4-core)LiteRTCombined49.62%-3.4933.27%375.05382.3421.1~3v-10d6
NanoTFLite INT8 (AWS Graviton4 · 8-core)LiteRTCombined49.78%-3.3333.43%156.42161.1950.1~6v-10db
NanoTFLite INT8 (AWS Graviton4 · 48-core)LiteRTCombined49.75%-3.3633.41%83.0493.34153.9~12v-10d1
NanoApple M2 Max — CoreML Neural Engine (FP16)ONNX52.61%-0.5037.49%1.845.29782.8~722v-9c6
NanoApple M2 Max — CoreML Metal GPU (FP16)ONNX52.59%-0.5237.48%6.4610.76399.3~399v-9c4
NanoApple M2 Max — CoreML CPU (FP16)ONNX52.60%-0.5137.46%14.7818.90125.9~126v-9c5
NanoApple iPhone 17 Pro — CoreML Neural Engine (FP16)ONNX52.61%-0.5037.48%2.346.42687.2~342v-f50
NanoApple iPhone 17 Pro — CoreML Metal GPU (FP16)ONNX52.58%-0.5337.49%6.0611.27293.5~165v-f47
NanoApple iPhone 17 Pro — CoreML CPU (FP16)ONNX52.59%-0.5237.43%19.0325.87100.2~53v-f32
NanoApple iPhone 15 Pro — CoreML Neural Engine (FP16)ONNX52.60%-0.5137.47%2.0810.16603.0~172v-f0e
NanoApple iPhone 15 Pro — CoreML Metal GPU (FP16)ONNX52.58%-0.5337.48%19.1923.8899.0~52v-f13
NanoApple iPhone 15 Pro — CoreML CPU (FP16)ONNX52.57%-0.5437.44%24.3933.3877.9~41v-f15
NanoSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT8)ONNX · QNN EPSmart49.76%-3.3534.98%1.9114.57274.3~278v-1082
NanoSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT8)ONNX · QNN EPLogical47.25%-5.8631.44%5.0210.82371.5~395v-1083
NanoSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT16)ONNX · QNN EPSmart51.67%-1.4436.58%4.1318.01237.0~240v-107f
NanoSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT16)ONNX · QNN EPLogical50.64%-2.4735.52%7.0513.54273.5~283v-1080
NanoSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT8)LiteRTSmart52.01%-1.1036.85%4.7618.14226.6~234v-1057
NanoSamsung Galaxy S26 Ultra — CPULiteRTSmart52.20%-0.9136.93%71.8096.6674.5~14v-105b
NanoNXP i.MX 8M Plus + VeriSilicon NPU (FRDM)LiteRTCombined47.25%-5.8631.54%93.34127.629.6~11v-88e
NanoNXP i.MX 8M Plus + VeriSilicon NPU (FRDM)LiteRTLogical47.25%-5.8631.54%93.08127.899.7~11v-8a1
NanoNXP i.MX 8M Plus + VeriSilicon NPU (FRDM)LiteRTSmart49.80%-3.3135.05%87.42140.1910.2~11v-8a7
NanoNXP i.MX 8M Plus + VeriSilicon NPU (Verdin) — latencyLiteRTLogical47.25%-5.8631.54%94.17136.719.5~11v-c7d
NanoNXP i.MX 8M Plus + VeriSilicon NPU (Verdin) — throughputLiteRTSmart49.80%-3.3135.05%88.25160.5810.1~11v-c7c
NanoNXP i.MX 95 + eIQ Neutron NPU (FRDM) — latencyLiteRTSmartIn progressv-8a4
NanoNXP i.MX 95 + eIQ Neutron NPU (FRDM) — latencyLiteRTLogicalIn progressv-89f
NanoNXP i.MX 95 + eIQ Neutron NPU (FRDM) — latencyLiteRTCombinedIn progressv-88b
NanoNXP i.MX 95 + eIQ Neutron NPU (FRDM) — throughputLiteRTSmartIn progressv-8a5
NanoNXP i.MX 95 + eIQ Neutron NPU (FRDM) — throughputLiteRTLogicalIn progressv-8a3
NanoNXP i.MX 95 + eIQ Neutron NPU (FRDM) — throughputLiteRTCombinedIn progressv-89d
NanoNXP i.MX 95 + eIQ Neutron NPU (Phytec) — throughputLiteRTSmartIn progressv-887
NanoNXP i.MX 95 + eIQ Neutron NPU (Verdin) — latencyLiteRTLogicalIn progressv-bcb
NanoNXP i.MX 95 + eIQ Neutron NPU (Verdin) — throughputLiteRTSmartIn progressv-e0b
NanoNXP Ara240 (FRDM) — latencyAra DVMSmart50.05%-3.0634.47%6.3618.58127.9~132v-a14
NanoNXP Ara240 (FRDM) — throughputAra DVMSmart50.03%-3.0834.45%6.6827.53196.0~308v-a15
NanoRaspberry Pi 5 + Hailo-8L NPUHailo HEF51.77%-1.3436.73%17.8636.2952.6~53v-8dc
NanoNVIDIA Jetson Orin Nano (TensorRT FP16)TensorRT53.05%-0.0637.80%11.4626.68244.9~244v-917
SmallONNX FP32 (AWS Graviton · 4-core)ONNX61.16%-0.0244.88%851.09869.154.6~1v-ed6
SmallONNX FP32 (AWS Graviton4 · 8-core)ONNX61.16%-0.0244.89%529.53536.0315.0~2v-ee6
SmallONNX FP32 (AWS Graviton4 · 48-core)ONNX61.16%-0.0244.88%178.80189.6071.2~6v-ee2
SmallONNX FP32 (Intel Core i9-13900F · 32-core)ONNX61.18%+0.0044.88%82.0194.0033.7~34v-a4e
SmallONNX FP32 (Intel Xeon Platinum 8488C · 24-core)ONNX61.18%+0.0044.88%157.46178.2277.9~6v-ea1
SmallONNX FP32 (Intel Xeon Platinum 8488C · 4-core)ONNX61.18%+0.0044.88%312.90322.2525.1~3v-ea0
SmallONNX FP32 (CUDA)ONNX61.18%ref44.88%11.6420.68288.7~289v-e86
SmallONNX FP32 (CUDA)ONNX61.19%+0.0144.88%15.1120.74206.8~207v-a90
SmallONNX FP16 (CUDA)ONNX61.16%-0.0244.84%10.2415.82305.7~306v-aa5
SmallTFLite INT8 (Intel Xeon Platinum 8488C · 24-core)LiteRTCombined57.60%-3.5839.91%417.23427.0228.4~2v-10da
SmallTFLite INT8 (Intel Xeon Platinum 8488C · 4-core)LiteRTCombined57.59%-3.5939.90%872.59879.829.1~1v-10e5
SmallTFLite INT8 (AWS Graviton4 · 8-core)LiteRTCombined57.67%-3.5139.98%409.50413.8819.4~2v-10d3
SmallTFLite INT8 (AWS Graviton4 · 48-core)LiteRTCombined57.64%-3.5439.98%181.08190.5470.9~6v-10d2
SmallApple M2 Max — CoreML Neural Engine (FP16)ONNX60.35%-0.8344.20%5.018.45342.4~344v-9d0
SmallApple M2 Max — CoreML Metal GPU (FP16)ONNX60.36%-0.8244.18%14.6818.53192.9~193v-9d1
SmallApple M2 Max — CoreML CPU (FP16)ONNX60.32%-0.8644.15%30.7835.0062.7~63v-9f5
SmallApple iPhone 17 Pro — CoreML Neural Engine (FP16)ONNX60.35%-0.8344.20%6.179.58290.8~162v-f56
SmallApple iPhone 17 Pro — CoreML Metal GPU (FP16)ONNX60.37%-0.8144.19%14.4918.04131.6~69v-f4d
SmallApple iPhone 17 Pro — CoreML CPU (FP16)ONNX60.35%-0.8344.16%40.3146.9448.4~25v-f39
SmallApple iPhone 15 Pro — CoreML Neural Engine (FP16)ONNX60.34%-0.8444.20%8.9716.12196.2~111v-f16
SmallApple iPhone 15 Pro — CoreML Metal GPU (FP16)ONNX60.36%-0.8244.19%45.9956.2841.3~22v-f22
SmallApple iPhone 15 Pro — CoreML CPU (FP16)ONNX60.33%-0.8544.16%53.8962.5336.2~19v-f23
SmallSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT8)ONNX · QNN EPSmart59.60%-1.5843.26%2.5914.77286.6~291v-1087
SmallSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT8)ONNX · QNN EPLogical56.56%-4.6239.14%3.939.85461.3~480v-1088
SmallSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT16)ONNX · QNN EPSmart61.55%+0.3744.91%4.2024.64178.5~181v-1084
SmallSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT16)ONNX · QNN EPLogical60.63%-0.5543.94%8.1316.26235.2~245v-1085
SmallSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT8)LiteRTSmart60.17%-1.0143.84%10.5223.61169.9~178v-1062
SmallSamsung Galaxy S26 Ultra — CPULiteRTSmart60.17%-1.0143.69%144.32170.5439.1~7v-106e
SmallNXP i.MX 8M Plus + VeriSilicon NPU (FRDM)LiteRTCombined2.99%-58.191.78%174.40208.105.4~6v-9b2
SmallNXP i.MX 8M Plus + VeriSilicon NPU (FRDM)LiteRTLogical2.99%-58.191.78%173.97207.185.4~6v-9b7
SmallNXP i.MX 8M Plus + VeriSilicon NPU (FRDM)LiteRTSmart3.48%-57.70 ⚠2.34%168.47220.095.6~6v-9bc
SmallNXP i.MX 8M Plus + VeriSilicon NPU (Verdin) — latencyLiteRTLogical2.99%-58.191.78%175.63217.265.4~6v-c8f
SmallNXP i.MX 8M Plus + VeriSilicon NPU (Verdin) — throughputLiteRTSmart3.48%-57.70 ⚠2.34%169.80239.805.5~6v-c8e
SmallNXP Ara240 (FRDM) — latencyAra DVMSmart57.16%-4.0240.13%10.1722.0687.2~88v-a22
SmallNXP Ara240 (FRDM) — throughputAra DVMSmart57.15%-4.0340.11%10.3124.04141.3~141v-a23
SmallRaspberry Pi 5 + Hailo-8L NPUHailo HEF59.45%-1.7343.25%36.1951.0025.4~25v-8e7
SmallNVIDIA Jetson Orin Nano (TensorRT FP16)TensorRT61.13%-0.0544.85%24.6436.52156.9~157v-91f
MediumONNX FP32 (AWS Graviton · 4-core)ONNX65.94%+0.0349.60%1884.881894.152.1~1v-ed5
MediumONNX FP32 (AWS Graviton4 · 48-core)ONNX65.94%+0.0349.60%505.46516.8125.2~2v-eec
MediumONNX FP32 (AWS Graviton4 · 8-core)ONNX65.95%+0.0449.61%1541.971548.055.2~1v-ee7
MediumONNX FP32 (Intel Core i9-13900F · 32-core)ONNX65.91%+0.0049.59%236.85248.7712.0~12v-a55
MediumONNX FP32 (Intel Xeon Platinum 8488C · 24-core)ONNX65.91%+0.0049.58%428.22448.9129.1~2v-ea9
MediumONNX FP32 (Intel Xeon Platinum 8488C · 4-core)ONNX65.91%+0.0049.59%940.39949.798.5~1v-ea3
MediumONNX FP32 (CUDA)ONNX65.91%ref49.59%25.8834.02144.3~144v-e95
MediumONNX FP32 (CUDA)ONNX65.91%+0.0049.59%39.8545.3987.8~88v-a97
MediumONNX FP16 (CUDA)ONNX65.89%-0.0249.55%22.1828.22153.1~153v-aac
MediumTFLite INT8 (Intel Xeon Platinum 8488C · 24-core)LiteRTCombined62.06%-3.8544.12%926.55936.9013.4~1v-10e3
MediumTFLite INT8 (Intel Xeon Platinum 8488C · 4-core)LiteRTCombined62.06%-3.8544.13%2076.792084.403.8~0v-10d8
MediumTFLite INT8 (AWS Graviton4 · 48-core)LiteRTCombined62.24%-3.6744.15%455.48465.5628.1~2v-10de
MediumTFLite INT8 (AWS Graviton4 · 8-core)LiteRTCombined62.24%-3.6744.15%1179.891184.196.8~1v-10d4
MediumApple M2 Max — CoreML Neural Engine (FP16)ONNX64.73%-1.1848.53%18.0122.10105.6~106v-9d9
MediumApple M2 Max — CoreML Metal GPU (FP16)ONNX64.75%-1.1648.59%49.6954.3158.8~59v-9da
MediumApple M2 Max — CoreML CPU (FP16)ONNX64.71%-1.2048.55%65.0169.0930.2~30v-9db
MediumApple iPhone 17 Pro — CoreML Neural Engine (FP16)ONNX64.74%-1.1748.53%19.8326.8396.3~50v-f5c
MediumApple iPhone 17 Pro — CoreML Metal GPU (FP16)ONNX64.76%-1.1548.60%36.5945.5051.8~27v-f5b
MediumApple iPhone 17 Pro — CoreML CPU (FP16)ONNX64.73%-1.1848.54%102.98109.7419.2~10v-f41
MediumApple iPhone 15 Pro — CoreML Neural Engine (FP16)ONNX64.75%-1.1648.53%25.6731.7574.4~39v-f1f
MediumApple iPhone 15 Pro — CoreML Metal GPU (FP16)ONNX64.76%-1.1548.60%137.29153.0014.0~7v-f2f
MediumApple iPhone 15 Pro — CoreML CPU (FP16)ONNX64.72%-1.1948.55%139.10149.3914.1~7v-f33
MediumSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT8)ONNX · QNN EPSmart64.78%-1.1348.51%4.4818.52240.8~245v-108b
MediumSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT8)ONNX · QNN EPLogical60.95%-4.9643.20%7.0312.41276.8~284v-108c
MediumSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT16)ONNX · QNN EPSmart65.84%-0.0749.42%11.7634.36124.2~127v-1089
MediumSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT16)ONNX · QNN EPLogical64.88%-1.0348.31%16.5627.03117.6~121v-108a
MediumSamsung Galaxy S26 Ultra — Qualcomm Hexagon NPU (INT8)LiteRTSmart65.61%-0.3049.11%20.1833.8696.3~99v-106c
MediumSamsung Galaxy S26 Ultra — CPULiteRTSmart65.65%-0.2649.10%350.19376.8516.7~3v-1081
MediumNXP i.MX 8M Plus + VeriSilicon NPU (FRDM)LiteRTCombined50.85%-15.0635.38%334.31367.932.9~3v-985
MediumNXP i.MX 8M Plus + VeriSilicon NPU (FRDM)LiteRTLogical50.85%-15.0635.38%333.74367.432.9~3v-989
MediumNXP i.MX 8M Plus + VeriSilicon NPU (FRDM)LiteRTSmart54.45%-11.46 ⚠40.02%328.40380.362.9~3v-98d
MediumNXP i.MX 8M Plus + VeriSilicon NPU (Verdin) — latencyLiteRTLogical50.85%-15.0635.38%337.67379.512.9~3v-ca1
MediumNXP i.MX 8M Plus + VeriSilicon NPU (Verdin) — throughputLiteRTSmart54.45%-11.46 ⚠40.02%331.83402.332.9~3v-ca0
MediumNXP Ara240 (FRDM) — latencyAra DVMSmart62.58%-3.3345.13%24.2536.1739.2~39v-a30
MediumNXP Ara240 (FRDM) — throughputAra DVMSmart62.56%-3.3545.12%24.2937.0347.1~47v-a31
MediumRaspberry Pi 5 + Hailo-8L NPUHailo HEF63.78%-2.1347.69%70.7186.1013.6~14v-90f
MediumNVIDIA Jetson Orin Nano (TensorRT FP16)TensorRT65.89%-0.0249.56%50.8563.0577.5~77v-927
⚠ Below expectations — under investigation. The rows marked ⚠ above measure more than 10 percentage points below the same training session's float reference: the model accuracy on that platform is below our expectations. We publish the measured numbers rather than hiding them, and we are investigating the results to make improvements — the next snapshot of this card will reflect any recovered accuracy.

Validation pipeline

These results are produced by the EdgeFirst on-target validation pipeline:

  1. 1.EdgeFirst Profiler runs on the target hardware, executes the full inference pipeline (capture → preprocess → inference → postprocess), and scores the predictions against ground truth on the device. COCO accuracy and every timing block are computed in-process — there is no Python and no pycocotools on the target. It emits per-image predictions in EdgeFirst Arrow/Parquet, a Perfetto trace, and the computed metrics.
  2. 2.EdgeFirst Studio receives the metrics, predictions, charts and trace, and publishes them as the v-XXXX validation session every row above cites. Studio is where results are published, compared and browsed — it is not where they are computed.
  3. 3.EdgeFirst HAL (open source) provides the hardware-accelerated preprocessing and post-decoding primitives used at both validation and deployment time, so the timings measured here reflect the same accelerated paths a production runtime would take.

Inference latency is reported as the on-accelerator inference time. End-to-end latency is the sequential per-image latency across the compute pipeline — preprocessing, inference, and postprocessing; image acquisition (file or camera load and JPEG decode) overlaps these stages and is excluded from this figure.

Two throughput figures are reported. Realized FPS is the measured steady-state rate at which final results are emitted, measured directly from the profiler's per-frame result-emission timestamps over the steady-state stream — trace-independent; the Perfetto trace's own FPS is used only as a fallback on sessions where that scalar isn't available. It is the true, priority number and generally exceeds 1000 / end-to-end because the runtime overlaps stages across frames. Core-throughput ceiling (FPS) is the accelerator's core ceiling — 1000 / device-compute-time, i.e. the throughput if the accelerator were the only bottleneck. It is taken from the isolated device-compute stage (on transfer-split runtimes the trace separates host↔device transfers from device compute), which is load-independent — unlike the host capture/preprocess service times, whose measured cost inflates under pipeline backpressure (the same 5000 JPEGs cost ~7.8 ms/frame serialized but far more under throughput backpressure), so the slowest-stage figure would understate a fast accelerator. It is a possibly-achievable ceiling, not a measured result: reaching it depends on the deployment pipeline. A validation run decodes a JPEG per image and evaluates at a 0.001 confidence threshold (to capture every detection for mAP), both of which load the host and postprocess stages; a production camera pipeline (no JPEG decode) at a deployment threshold of 0.25–0.75 (far fewer candidate boxes through NMS) moves realized throughput toward the core-throughput ceiling.

See EdgeFirst Studio for the full validation pipeline.


Downloads

Artifacts are organized by deployment target. Each model file embeds the EdgeFirst edgefirst.json metadata (training session, dataset version, calibration artifact, converter chain) so a single file is sufficient for deployment — no sidecar configuration required.

Browse and download every artifact from the [repository file tree](https://huggingface.co/EdgeFirst/yolo11-det/tree/main). Files are organized into per-target folders and follow the naming convention yolo11{size}-det-{precision}[-smart]{extension}:

TargetFolderFormat
ONNX FP32onnx/.onnx
TFLite INT8tflite/.tflite
NXP i.MX 95 (eIQ Neutron)imx95/.imx95.tflite
NXP Ara240ara240/.dvm
RPi5 + Hailo-8L (13 TOPS)hailo/.hailo8l.hef
NVIDIA Jetson (TensorRT)jetson/.engine
Snapdragon (Qualcomm Hexagon HTP)qnn/.htp-v81.qnn.onnx

Each file embeds its edgefirst.json metadata (training session, dataset version, calibration artifact, converter chain), so a single download is sufficient for deployment — no sidecar configuration required.


Inference example (Python)

python
from edgefirst.hal import Model, TensorImage

# Load the model — embedded edgefirst.json carries labels and decoder config
model = Model("yolo11n-det-int8.tflite")

# Run inference on an image
image = TensorImage.from_file("image.jpg")
results = model.predict(image)

# Iterate detections
for det in results.detections:
    print(f"{det.label}: {det.confidence:.2f} at {det.bbox}")

EdgeFirst HAL — Hardware abstraction layer with accelerated inference delegates. ---

Traceability

Every measurement in the tables above is reachable through the EdgeFirst Studio validation framework. The v-XXXX Source link on each row resolves to a public Studio URL of the form:

https://edgefirst.studio/public/validation/v-XXXX/details?mode=charts

The link lands on the Charts view — live system traces (CPU, memory, temperature, power) and per-stage timing recorded during the validation run. The Info and Metrics tabs on the same page carry the configuration and full COCO metric breakdown.

From there, the full provenance chain is one click deeper: training session ID, dataset version, calibration artifact, converter chain (e.g. TFLite quantizer + Neutron compile), validation parameters, and the host hardware description (hostname, kernel version, SoC, NPU, profiler version). The same model file you download from this repository embeds the same chain in its edgefirst.json metadata.


See also

Other model families in the EdgeFirst Model Zoo:

ModelTaskLink
YOLOv5 DetectionDetectionEdgeFirst/yolov5-det
YOLOv8 DetectionDetectionEdgeFirst/yolov8-det
YOLOv8 SegmentationSegmentationEdgeFirst/yolov8-seg
YOLO11 SegmentationSegmentationEdgeFirst/yolo11-seg
YOLO26 DetectionDetectionEdgeFirst/yolo26-det
YOLO26 SegmentationSegmentationEdgeFirst/yolo26-seg

Train your own with EdgeFirst Studio

Train on your own dataset with **EdgeFirst Studio**:

  • Free tier includes YOLO training with automatic INT8 quantization and edge deployment.
  • Upload datasets via EdgeFirst Recorder or COCO/YOLO format.
  • AI-assisted annotation with auto-labeling.
  • CameraAdaptor integration for native sensor format training.
  • Deploy trained models to edge devices via EdgeFirst Client.

Technical notes

Quantization pipeline

All TFLite INT8 models are produced by EdgeFirst's quantization pipeline (details):

  1. 1.ONNX export — standard Ultralytics export with simplify=True
  2. 2.TF-wrapped ONNX — box coordinates normalized to [0, 1] inside DFL decode
  3. 3.Split decoder — boxes and scores split into separate output tensors so each receives an independent INT8 quantization scale
  4. 4.Smart calibration — calibration samples selected via greedy coverage maximization; the artifact is content-addressed by parameter hash and cached in Studio for deterministic reuse
  5. 5.Full integer INT8uint8 input, int8 output, MLIR quantizer

Split decoder output format

Detection (e.g. yolo11n):

  • boxes(1, 4, 8400) normalized [0, 1] coordinates
  • scores(1, 80, 8400) per-class probabilities

Each tensor has its own quantization scale and zero point. The EdgeFirst HAL handles dequantization and reassembly automatically; no application code change is required across NPU targets.

Embedded metadata

  • TFLite: edgefirst.json and labels.txt embedded in the ZIP-format model file
  • ONNX: edgefirst.json embedded in model.metadata_props

No sidecar files required; the model artifact is self-contained.


Limitations

  • COCO bias — models trained on COCO (80 classes) inherit the dataset's biases (Western-centric scenes, particular object distributions, limited weather/lighting diversity).
  • Quantization loss — integer quantization introduces accuracy loss relative to FP32: INT8 on the NXP i.MX 8M Plus / i.MX 95 Neutron and Hailo NPUs, and a mixed INT8/INT16 scheme on the NXP Ara240 (the box-regression path is promoted to INT16 for localization accuracy). The magnitude per platform is shown in the Δ vs FP32 column above.
  • Configurations under active investigation — a subset of INT8 results measure below expectations and are marked ⚠ above; these are tracked for resolution, not accepted as final. The main cases are YOLO11 / YOLO26 on the NXP i.MX 8M Plus VeriSilicon NPU (the most constrained accelerator, where the newer architectures quantize poorly) and some NXP Ara240 segmentation runs. YOLO11 / YOLO26 on the NXP i.MX 95 eIQ Neutron NPU are not yet supported (a delegate limitation) and render without numbers. Each next card snapshot reflects any recovered accuracy.
  • Input resolution — all models expect 640×640 input; other resolutions require letterboxing.

License

Model weights in this repository are derived from Ultralytics YOLO and remain © Ultralytics Inc., licensed AGPL-3.0 — use requires AGPL-3.0 compliance or an Ultralytics Enterprise License.

The validation results, this model card, and its metadata are Au-Zone Technologies' own contribution, licensed [CC BY-NC 4.0](https://creativecommons.org/licenses/by-nc/4.0/) (Attribution — NonCommercial) — see the repository LICENSE for the full text and citation requirements.


Citation

bibtex
@software{edgefirst_yolo11_det,
  title = { {YOLO11 Detection — EdgeFirst Model Zoo} },
  author = {Au-Zone Technologies},
  url = {https://huggingface.co/EdgeFirst/yolo11-det},
  year = {2026},
  license = {CC-BY-NC-4.0},
}

<p align="center"> <sub> <a href="https://edgefirst.studio">EdgeFirst Studio</a> · <a href="https://github.com/EdgeFirstAI">GitHub</a> · <a href="https://doc.edgefirst.ai">Docs</a> · <a href="https://www.au-zone.com">Au-Zone Technologies</a><br> Model weights © Ultralytics Inc. (AGPL-3.0) · Validation results &amp; card © 2026 Au-Zone Technologies (CC BY-NC 4.0)<br> NXP<sup>®</sup>, i.MX, eIQ<sup>®</sup>, Neutron, and Ara240 are trademarks or products of NXP Semiconductors. Hailo is a trademark of Hailo Technologies Ltd. Jetson is a trademark of NVIDIA Corporation. All other trademarks are the property of their respective owners. </sub> </p>