datasets
Training and evaluation data, with the modality, task and licence stated up front. Listed live from the Hugging Face Hub.
hardware-verilogeval-v2
hardware-verilogeval-v2
VerilogEval v2 - 471 Verilog evaluation problems
Dataset Overview
This dataset is part of a comprehensive collection of hardware design datasets for training and evaluating LLMs on Verilog/SystemVerilog code generation and hardware design tasks.
Files
verilog_eval_problems.json: 471 VerilogEval v2 problems
Usage
from datasets import load_dataset
# Load the dataset
dataset = load_dataset('AbiralArch/hardware-verilogeval-v2')… See the full description on the dataset page: https://huggingface.co/datasets/AbiralArch/hardware-verilogeval-v2.chisel-verilog-pairsdpo_verilog_buggyVerilog_codeverilog_datasetgithub_vhdl_verilogPyMTL_Verilog_pairsVerify-Verilog
VerifyVerilog
A rigorous benchmark for evaluating LLM-generated Verilog HDL. Built by adapting proven software benchmarks (AAPP, MBPP, HumanEval) to the hardware domain,
translate's 1,192 problems into hardware design tasks, measuring both compilation success and functional verification.
Repository: https://github.com/ani-ani/verifyverilog-dataset
Paper: TBD
Dataset Schema
Key
Description
task_id
Serial number identifier from the original programming… See the full description on the dataset page: https://huggingface.co/datasets/Ani-DNN/Verify-Verilog.fpga_verilog
Dataset Card for Dataset Name
This dataset card aims to be a base template for new datasets. It has been generated using this raw template.
Dataset Details
Dataset Description
Curated by: [More Information Needed]
Funded by [optional]: [More Information Needed]
Shared by [optional]: [More Information Needed]
Language(s) (NLP): [More Information Needed]
License: [More Information Needed]
Dataset Sources [optional]
Repository: [More… See the full description on the dataset page: https://huggingface.co/datasets/sjhhg/fpga_verilog.verilog-testbenchverilogTempverilog_trainingeda_verilog_code_200kverilog-wavedrom-gpt-ossverilog_SFAeda_verilog_code_100kF24-FFH-VerilogVerilog Generation training dataset - owned and maintained by Samuel Bush via the Secure and Trustworthy Hardware (SETH) Lab at Texas A&M University
Metrics:
Total Rows: ~222,000
Size of .JSON dataset: 17.8GB
